Difference: PCI-X-E-Comparisons ( vs. 1)

Revision 12011-06-20 - crlb

Line: 1 to 1
Added:
>
>
META TOPICPARENT name="CanarieProjectNEP52"
-- ColinLeavettBrown - 2011-06-20

PCI, PCI-X, and PCIe Comparisons

BUS Clock Speed Type Width
<-- -->
Sorted ascending
Max MB/s
PCIe 1.0a & 1.1 2.5 GHz Serial 1, 2, 4, 8, 16, & 32 lanes 8000
PCIe 2.0 & 2.1 5 GHz Serial 1, 2, 4, 8, 16, & 32 lanes 16000
PCI 33.33 MHz Parallel 32 bits 133
PCI-X 1.0 66 MHz Parallel 64 bits 528
PCI-X 1.0 100 MHz Parallel 64 bits 800
PCI-X 1.0 133 MHz Parallel 64 bits 1064
PCI-X 2.0 266 MHz Parallel 64 bits 2128
PCI-X 2.0 533 MHz Parallel 64 bits 4264

Notes:

  • Parallel buses will only run as fast as the slowest connected device.
  • Serial buses are full duplex, point to point connections, with each interconnection being composed of either 1, 2, 4, 8, 16, or 32 lanes. The maximum bandwidth specification in the table above is achieved with the aggregation of 32 lanes (i.e. PCIe x32). Bandwidth on any connection is negotiated by the two connected devices.
 
This site is powered by the TWiki collaboration platform Powered by PerlCopyright © 2008-2019 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback