




**A** Selection Jumper Triads  
 - For per-ADC control, only populate one jumper AND channel numbers should match.  
 - Exception: All STRTx jumpers can be populated if simultaneous non-SPI external triggering is desired.  
 - Ohmic R values can be used for damping of ICS and STRT signals if required (IDRDY source-termination R already placed at ADC).



**A** Digital and Analog ground are physically but not electrically separated on the board

**DRAFT - NOT RELEASED**

REV A.6

Title		
ALTAIR Photodiode Acquisition Payload (Based on UVic ORCASat design Rev A.6 by Evan Moore)		
Size	Number	Revision
Tabloid		
Date:	5-05-2021	Sheet of
File:	U_Top.SchDoc	Drawn By:
		1

D

D

ADC can be configured to set A8 - A11 as GPIO. These are used to control the Bias and gain switches for the TIA channels.


AVDD powers the PGA buffer. This requires a 5V rail for our spec to operate correctly. (Max 5.5V)

When PGA is bypassed (i.e. in single-ended measurement) the absolute voltage restrictions on the input are  $(AVSS - 0.15V) < VIN < (AVDD + 0.15V)$ .

Since the measurement is still a differential one, in order to have access to all possible byte codes (both positive and negative), a differential measurement should be made between the TIA input signal and 2.5V. Therefore when the TIA outputs 5V the ADC measures a differential signal of 2.5V. And when the TIA outputs 0V (or close to), the ADC measures -2.5V.

C

C



ADC can be configured to use any two inputs as the differential pair for signal measurement (including AINCOM).

Output source-termination R's

Float unused analog pins to reduce leakage current to other inputs

-> Tie the CS pin to DGND if CS is not used  
 -> Tie the CLK pin to DGND if the internal oscillator is used  
 -> Tie the START/SYNC pin to DGND to control conversions by commands  
 -> Tie the RESET pin to IOVDD if the RESET pin is not used  
 -> If the DRDY output is not used, leave the DRDY pin unconnected or tie the DRDY pin to IOVDD using a weak pullup resistor

B


B

REV A.6

A

A

Title		
Size B	Number	Revision
Date: 5-05-2021	Sheet of	
File: \\..IADC.SchDoc	DrawnBy:	



**Current Limit Calculation:**  
 $I(\text{lim}) = 150 / R \text{ [A]}$   
 Max output current is 500mA.  
 To remove current max setpoint, tie ILIM to GND.

**Voltage Output Calculation:**  
 $V = R * 100E-6 \text{ [V]}$   
 Larger capacitance on SET pin reduces output ripple level.  
 If different board voltage level is required, adjust value of Rxx as necessary according to above calculation.

**5V0 Precision Voltage Reference**

**7V5 output, current limit 500 mA**  
 7V5+

**5.0V output, current limit 10 mA**  
 AREF\_5V+

**ADC only requires 1mA from this rail when operating, other things on this rail draw negligible current.**

**5.0V output, current limit 10 mA**  
 AREF\_5VSW

**Gain switches are powered from a separate 5V reference, so as to keep any noisy transients that might come from the switching relay off of the sensitive rails.**

**2V5 output, current limit 10 mA**  
 AREF\_2V5

**REV A.6**

Title		
Size	Number	Revision
B		
Date:	5-05-2021	Sheet of
File:	\\.\power.SchDoc	DrawnBy:

**BIAS GENERATOR CALCULATIONS:**

Voltage Output Calculation:  
 $V = R * 100E-6 [V]$   
 (Resistance at SET pin)

Use trimmer pot for ground testing to adjust voltage setpoint.

For flight, populate SET resistor with appropriate value, and remove trimmer pot. SET resistor should be low drift.

Larger capacitance on SET pin reduces output ripple level.

Current Limit Calculation:  
 $I(\text{lim}) = 150 / R [A]$   
 (Resistance at ILIM pin)

Max output current is 500mA. To remove current max setpoint, tie ILIM to GND.

**Calculation for primary TIA gain stage resistor:**

Resistor value = R [Ohms]  
 Photosensitivity @ wavelength = p [A/W]  
 Max incident power on Photodiode = w [W]  
 Desired headroom at bottom of scale = h [V]  
 Positive Input Bias = b [V]  
 $R = (b - h) / (p * w)$

For p = 0.35 A/W, w = 7.4 mW, h = 0.2 V, and b = 3.3V:  
 $R = 1196.9 \text{ Ohms}$   
 => Round to 1.2 kOhms

**Calculation for the TIA stability capacitor:**

Feedback Resistor Value = R [Ohms] \* Calculated above  
 Bandwidth of Circuit = F [Hz]

$C = 1 / (2 * \pi * R * F) [F]$


For R = 1.2kOhms, and F = 700 kHz:  
 C = 189 pF

Note that the exact value of the feedback capacitor is largely unimportant, what matters is its order of magnitude.

Even though the output caps are tied directly to the photodiode cathode, they do not unbalance the system. This has been checked in TINA-TL.

PGFB thresh =  $0.3 * (1 + R14/R18) + (25nA * R14)$   
 Sets the cutoff voltage for fast startup

LOGIC HI = Reverse photodiode bias engaged  
 LOGIC LO = No bias on photodiode




Guard trace must be put around the anode signal line

LOGIC HI = Second stage engaged  
 LOGIC LO = Second stage disengaged

NOTE: Feedback resistors must have EXTREMELY low thermal drift  
 Capacitors should have COG / NP0 rating

Relay coil resistance 3.3k

Appropriate gain resistor should be at least 1000x less than that of the primary gain resistor



Place caps as close to the V+ terminal of the buffers as possible

Additional MMCX connector can be used for direct low noise measurement of TIA output

Analog signals are limited to VDD + 0.3V, so VDD must be tied to the reverse bias generator output

When "No Bias" is set, the photodiode cathode is connected to the positive input reference of the TIA. The difference in potentials between the cathode and anode of the photodiode then is so small it can be considered negligible.

REV A.6

Title		Revision	
Size	Number		
Tabloid			
Date:	5-05-2021	Sheet of	
File:	\..TIA_SchDoc	Drawn By:	